## AMENDMENTS TO THE CLAIMS

1. (Currently Amended) A method of forming a copper wiring in a semiconductor device, the method comprising:

forming damascene patterns in an interlayer insulating film which is formed on a substrate;

sequentially forming a copper barrier metal layer and a copper seed layer on the surface of the interlayer insulating film including the damascene patterns;

performing a copper electroplating process in an electroplating apparatus to be filled fill the damascene patterns with a copper layer by applying a negative (-) power supply to the substrate;

polishing the copper layer by means of a copper electro-polishing process in the electroplating apparatus by changing the negative (-) power supply to a positive (+) power supply to forma form a polished copper layer having a flat surface and a thin thickness; and

polishing the polished copper layer, the copper seed layer and the copper barrier metal layer by means of a chemical mechanical polishing process so that the surface of the interlayer insulating film is exposed, thereby forming copper wirings within the damascene patterns.

- 2. (Original) The method as claimed in claim 1, wherein the copper barrier metal layer is formed using one of ionized PVD TiN, CVD TiN, MOCVD TiN, ionized PVD Ta, ionized PVD TaN, CVD TaN and CVD WN.
- 3. (Original) The method as claimed in claim 1, wherein the copper seed layer is formed using an ionized PVD method.

4. (Currently Amended) The method as claimed in claim 1, wherein the copper electroplating process comprises:

loading a wafer in the substrate on which the copper seed layer is formed onto an into the electroplating apparatus in which a copper plating solution including an organic accelerator and an organic suppressor are added; and

setting a plating target range so that the damascene patterns could be sufficiently filled; and

applying a <u>the</u> negative (-) power supply having with current in the <u>a</u> range of  $1 \sim 5A$  to the wafer substrate.

5. (Currently Amended) The method as claimed in claim 1, wherein the copper electroplating process:

loading a wafer the substrate in on which the copper seed layer is formed onto an into the electroplating apparatus in which a copper plating solution including an organic accelerator, an organic suppressor and an organic leveler are added; and

setting a plating target range so that the damascene patterns could be sufficiently filled; and

applying a <u>the</u> negative (-) power supply having with a current in the <u>a</u> range of  $1 \sim 5A$  to the wafer substrate.

6. (Currently Amended) The method as claimed in claim 1, wherein the copper electro-polishing process comprises:

setting a target polishing thickness equal to a thickness of the copper layer; range similar to a target plating range for forming the copper layer, in a state that a wafer in which the copper seed layer is formed is dipped into a copper plating solution including an organic accelerator and an organic suppressor are added; and

applying a <u>the</u> positive (+) power supply having current in the range of  $1 \sim 30A$  to the <u>wafer substrate</u>.

## 7. (Cancelled)

8. (Currently Amended) A method of forming a copper wiring in a semiconductor devices, the method comprising:

forming damascene patterns in an interlayer insulating film which is formed on a substrate;

sequentially forming a copper barrier metal layer and a copper seed layer on the surface of the interlayer insulating film including the damascene patterns;

performing a copper electroplating process <u>in an electroplating apparatus</u> to <del>be filled</del> <u>fill</u> the damascene patterns with a copper layer <u>by applying a negative (-) power supply to the</u> substrate;

polishing the copper layer and the copper seed layer by means of a copper electropolishing process in the electroplating apparatus by turning off the negative (-) power supply and applying a positive (+) power supply to the copper layer and the copper barrier layer until the copper barrier metal layer is exposed, thereby forming copper wirings within the damascene patterns; and

polishing the copper barrier metal layer by means of a chemical mechanical polishing process until the surface of the interlayer insulating film is exposed.

- 9. (Original) The method as claimed in claim 8, wherein the copper barrier metal layer is formed using one of ionized PVD TiN, CVD TiN, MOCVD TiN, ionized PVD Ta, ionized PVD TaN, CVD TaN and CVD WN.
- 10. (Original) The method as claimed in claim 8, wherein the copper seed layer is formed using an ionized PVD method.

11. (Currently Amended) The method as claimed in claim 8, wherein the copper electroplating process comprises:

loading a wafer in the substrate on which the copper seed layer is formed onto an into the electroplating apparatus in which a copper plating solution including an organic accelerator and an organic suppressor are added;

setting a plating target range so that the damascene patterns could be sufficiently filled; and

applying a <u>the</u> negative (-) power supply having current in the <u>a</u> range of  $1 \sim 5A$  to the wafer substrate.

12. (Currently Amended) The method as claimed in claim 8, wherein the copper electroplating process comprises:

loading a wafer in the substrate on which the copper seed layer is formed onto an into .

the electroplating apparatus in which a copper plating solution including an organic accelerator, an organic suppressor and an organic leveler are added;

setting a plating target range so that the damascene patterns could be sufficiently filled; and

applying a <u>the</u> negative (-) power supply having current in the <u>a</u> range of  $1 \sim 5A$  to the wafer substrate.

13. (Currently Amended) The method as claimed in claim 8, wherein the copper electro-polishing process is performed by applying a <u>the</u> positive (+) power supply having current in the <u>a</u> range of  $1 \sim 30$ A to the copper layer and the copper barrier metal layer, and

stopping the electro-polishing process if the copper barrier metal layer is exposed.

performing the copper electro-polishing process until an electrical resistance of the copper barrier metal layer is detected and the copper electro-polishing process is self-stopped, in a state that a wafer in which the copper seed layer is formed is dipped into a copper plating solution including an organic accelerator and an organic suppressor are added.

## 14. (Cancelled)